Traditionally static timing analysis (STA) is used to verify if a CMOS digital design can meet the target speed at various process and interconnect corners. In practice, the worst-case slow or ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback